View ICS9248YF-PPP-T-LF_3751966.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description features ics9248-50 block diagram frequency timing generator for pentium ii systems 9248-50 rev - g 10/16/00 pin configuration pentium is a trademark on intel corporation. ? generates the following system clocks: - 2 cpu (2.5v) up to 100mhz. - 6 pci (3.3v) @ 33.3mhz (includes one free running). - 2 ref clks (3.3v) at 14.318mhz. skew characteristics: - cpu ? cpu <175ps - pci ? pci < 500ps - cpu(early) ? pci = 1.5ns ? 4ns. supports spread spectrum modulation for cpu and pci clocks, 0.5% down spread efficient power management scheme through stop clocks and power down modes. uses external 14.318mhz crystal, no external load cap required for cl=18pf crystal. 28-pin (209 mil) ssop and (6.1mm) tssop package the ics9248-50 is the main clock solution for notebook designs using the intel 440bx style chipset. along with an sdram buffer such as the ics9179-03, it provides all necessary clock signals for such a system. spread spectrum may be enabled by driving pin 26, spread# active (low) at power-on. spread spectrum typically reduces system emi by 8db to 10db. this simplifies emi qualification without resorting to board design iterations or costly shielding. the ics9248-50 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. power groups vdd, gnd = pll core vddref, gndref = ref(0:1), x1, x2 vddpci, gndpci = pciclk_f, pciclk (0:4) vdd48, gnd48 = 48mhz, 48/24mhz 28-pin ssop & tssop ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate.
ics9248-50 pin descriptions pin number pin name type description 1 gndref power ground for 14.318 mhz reference clock outputs 2 x1 input 14.318 mhz crystal input 3 x2 output 14.318 mhz crystal output 4 pciclk_f output 3.3 v free running pci clock output, will not be stopped by the pci_stop# 5,6,9,10,11 pciclk (1:5) output 3.3 v pci clock outputs, generating timing requirements for pentium ii ? 7 gndpci power ground for pci clock outputs 8 vddpci power 3.3 v power for the pci clock outputs 12 vdd48 power 3.3 v power for 48/24 mhz clocks 13 48 mhz output 3.3 v 48 mhz clock output, fixed frequency clock typically used with usb devices 14 ts#/48/24mhz output 3.3 v 48 or 24 mhz output and tri-state option, active low = tri state mode for testing, active high = normal operation 15 gnd48 power ground for 48/24 mhz clocks 16 sel 100/66# input control for the frequency of clo cks at the cpu & pciclk output pins. if logic "0" is used the 66.6 mhz frequency is selected. if logic "1" is used, the 100 mhz frequency is selected. the pci clock is multiplexed to run at 33.3 mhz for both selected cases. 17 pd# input asynchronous active low input pin used to power down the device into a low power state. the internal clocks are disabled and the vco and the crystal are stopped. the latency of the power down will not be greater than 3ms. 18 cpu_stop# input asynchronous active low input pin used to stop the cpuclk in active low state, all other clocks will continue to run. the cpuclk w ill have a "turnon " latency of at least 3 cpu clocks. 19 vdd power isolated 3.3 v power for core 20 pci-stop# input synchronous active low input used to stop the pciclk in active low state. it will not effect pciclk_f or any other outputs. 21 gnd power isolated ground for core 22 gndl power ground for cpu clock outputs 23,24 cpuclk(1:0) output 2.5 v cpu clock outputs 25 vddl power 2.5 v power for cpu clock outputs 26 ref1/spread# output 3.3 v 14.318 mhz reference clock output and power-on spread spectrum enable option. active low = spread spectrum clocking enable. active high = spread spectrum clocking disable. 27 ref0/sel48# output 3.3 v 14.318 mhz reference clock output and power-on 48/24 mhz select option. active low = 48 mhz output at pin 14. active high = 24 mhz output at pin 14. 28 vddref power 3.3 v power for 14.318 mhz reference clock outputs.
ics9248-50 select functions (functionality determined by ts# and sel100/66# pin, see below) notes: 1. tclk is a test clock driven on the x1 (crystal in pin) input during test mode. y t i l a n o i t c n u fk l c u p c , i c p f _ i c p 0 f e r e t a t s i r tz - i hz - i hz - i h e d o m t s e t2 / k l c t 1 6 / k l c t 1 k l c t 1 # 6 6 / 0 0 1 l e s# s tn o i t c n u f 00 e t a t s - i r t 0- ) d e v r e s e r ( 0- ) d e v r e s e r ( 01 i c p 3 . 3 3 , u p c z h m 6 . 6 6 e v i t c a 10 e d o m t s e t 1- ) d e v r e s e r ( 1- ) d e v r e s e r ( 11 i c p 3 . 3 3 , u p c z h m 0 0 1 e v i t c a power management ics9248-50 power management requirements clock enable configuration full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. during power up and power down operations using the pd# pin will not cause clocks of a short or longer pulse than that of the running clock. the first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network charging circuitry. board routing and signal loading may have a large impact on the initial clock distortion also. notes. 1. clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device. 2. clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device . 3. power up latency is when pd# goes inactive (high) to when the first valid clocks are output by the device. 4. power down has controlled clock counts applicable to cpuclk, pciclk only. the ref will be stopped independant of these. l a n g i se t a t s l a n g i s y c n e t a l g n i n n u r e e r f f o s e g d e g n i s i r f o . o n k l c i c p # p o t s _ u p c) d e l b a s i d ( 0 2 1 ) d e l b a n e ( 1 1 1 # p o t s _ i c p) d e l b a s i d ( 0 2 1 ) d e l b a n e ( 1 1 1 # d p) n o i t a r e p o l a m r o n ( 1 3 s m 3 ) n w o d r e w o p ( 0 4 x a m 2 # p o t s _ u p c# p o t s _ i c p# n w d _ r w pk l c u p ck l c i c pf _ k l c i c pf e rl a t s y r cs o c v xx 0 w o lw o lw o ld e p p o t sf f of f o 00 1 w o lw o lz h m 3 . 3 3g n i n n u rg n i n n u rg n i n n u r 01 1 w o lz h m 3 . 3 3z h m 3 . 3 3g n i n n u rg n i n n u rg n i n n u r 10 1 z h m 6 . 6 6 / 0 0 1w o lz h m 3 . 3 3g n i n n u rg n i n n u rg n i n n u r 11 1 z h m 6 . 6 6 / 0 0 1z h m 3 . 3 3z h m 3 . 3 3g n i n n u rg n i n n u rg n i n n u r
ics9248-50 pci_stop# timing diagram pci_stop# is an asynchronous input to the ics9248-50 . it is used to turn off the pciclk (0:4) clocks for low power operation. pci_stop# is synchronized by the ics9248-50 internally. the minimum that the pciclk (0:4) clocks are enabled (pci_stop# high pulse) is at least 10 pciclk (0:4) clocks. pciclk (0:4) clocks are stopped in a low state and started with a full high pulse width guaranteed. pciclk (0:4) clock on latency cycles are only one rising pciclk clock off latency is one pciclk clock. cpu_stop# timing diagram cpustop# is an asychronous input to the clock synthesizer. it is used to turn off the cpuclks for low power operation. cpu_stop# is synchronized by the ics9248-50 . the minimum that the cpuclk is enabled (cpu_stop# high pulse) is 100 cpuclks. all other clocks will continue to run while the cpuclks are disabled. the cpuclks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. cpuclk on latency is less than 4 cpuclks and cpuclk off latency is less than 4 cpuclks. notes: 1. all timing is referenced to the internal cpuclk. 2. cpu_stop# is an asynchronous input and metastable conditions may exist. this signal is synchronized to the cpuclks inside the ics9248-50 . 3. all other clocks continue to run undisturbed. 4. pd# and pci_stop# are shown in a high (true) state. notes: 1. all timing is referenced to the internal cpuclk (defined as inside the ics9248 device.) 2. pci_stop# is an asynchronous input, and metastable conditions may exist. this signal is required to be synchronized inside the ics9248. 3. all other clocks continue to run undisturbed. 4. pd# and cpu_stop# are shown in a high (true) state.
ics9248-50 pd# timing diagram the power down selection is used to put the part into a very low power state without turning off the power to the part. pd# is an asynchronous active low input. this signal is synchronized internally by the ics9248-50 prior to its control action of powering down the clock synthesizer. internal clocks will not be running after the device is put in power down state. when pd# is active (low) all clocks are driven to a low state and held prior to turning off the vcos and the crystal oscillator. the power on latency is guaranteed to be less than 3ms. the power down latency is less than three cpuclk cycles. pci_stop# and cpu_stop# are don ? t care signals during the power down operations. notes: 1. all timing is referenced to the internal cpuclk (defined as inside the ics9248 device). 2. pd# is an asynchronous input and metastable conditions may exist. this signal is synchronized inside the ics9248. 3. the shaded sections on the vco and the crystal signals indicate an active clock is being generated.
ics9248-50 absolute maximum ratings supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 v logic inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . gnd ? 0.5 v to v dd +0.5 v ambient operating temperature . . . . . . . . . . . . 0 c to +70 c case temperature . . . . . . . . . . . . . . . . . . . . . . . . 0 c to +115 c storage temperature . . . . . . . . . . . . . . . . . . . . . . ? 65 c to +150 c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. electrical characteristics - input/supply/common output parameters t a = 0 - 70c; supply voltage v dd = 3.3 v +/-5% , v ddl = 2.5 v +/-5% (unless otherwise stated) parameter symbol conditions min typ max units input high voltage v ih 2v dd +0.3 v input low voltage v il v ss -0.3 0.8 v input high current i ih v in = v dd 0.1 5 a input low current i il1 v in = 0 v; inputs with no pull-up resistors -5 2.0 a input low current i il2 v in = 0 v; inputs with pull-up resistors -200 -100 a i dd3.3op66 c l = 0 pf; select @ 66mhz 60 180 ma i dd3.3op100 c l = 0 pf; select @ 100mhz 66 180 ma i dd2.5op66 c l = 0 pf; select @ 66.8 m hz 16 72 ma i dd2.5op100 c l = 0 pf; select @ 100 m hz 23 100 ma power down supply current i dd3.3pd c l = 0 pf; with input address to vdd or gnd 70 600 a input frequency f i v dd = 3.3 v; 11 14.318 16 mhz input capacitance 1 c in logic inputs 5 pf c inx x1 & x2 pins 27 36 45 pf transition time 1 t trans to 1st crossing of target freq. 3 ms clk stabilization 1 t stab from v dd = 3.3 v to 1% target freq. 3 ms skew 1 t cpu-pci v t = 1.5 v; v tl = 1.25 v 1.5 3 4 ns operating supply current
ics9248-50 electrical characteristics - cpuclk t a = 0 - 70c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 10 - 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh2b i oh = -12.0 ma 1.8 2.3 v output low voltage v ol2 b i ol = 12 ma 0.31 0.4 v output high current i oh2b v oh = 1.7 v -27 ma output low current i ol2b v ol = 0.7 v 27 ma rise time t r2b 1 v ol = 0.4 v, v oh = 2.0 v 0.4 1.15 1.6 ns fall time t f2b 1 v oh = 2.0 v, v ol = 0.4 v 0.4 1.4 1.6 ns duty cycle d t2b 1 v t = 1.25 v 444855% skew t sk2b 1 v t = 1.25 v 134 175 ps jitter period(norm) v t = 1.25 v; 100mhz 10 10 10.5 ns jitter, one sigma t jcyc-cyc2b 1 v t = 1.25 v 186 250 ps jitter, absolute t jabs2b 1 v t = 1.25 v -250 150 +250 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - ref/48mhz/24mhz t a = 0 - 70c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 10 - 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh5 i oh = -12 ma 2.6 3.1 v output low voltage v ol5 i ol = 9 ma 0.17 0.4 v output high current i oh5 v oh = 2.0 v -44 -22 ma output low current i ol5 v ol = 0.8 v 16 42 ma ris e time 1 t r5 v ol = 0.4 v, v oh = 2.4 v 1.4 4 ns fall time 1 t f5 v oh = 2.4 v, v ol = 0.4 v 1.1 4 ns duty cycle 1 d t5 v t = 1.5 v 45 53 55 % t j1 5 v t = 1.5 v, ref 185 250 ps t jabs5 v t = 1.5 v, ref 385 800 ps t j1 5 v t = 1.5 v, 48 m hz 169 250 ps t jabs5 v t = 1.5 v, 48 m hz 469 800 ps jitter 1 jitter 1
ics9248-50 electrical characteristics - pciclk ta = 0 - 70c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 30 pf parameter symbol conditions min typ max units output high voltage v oh1 i oh = -18 ma 2.1 3.3 v output low voltage v ol1 i ol = 9.4 ma 0.1 0.4 v output high current i oh1 v oh = 2.0 v -22 ma output low current i ol1 v ol = 0.8 v 16 57 ma ris e time 1 t r1 v ol = 0.4 v, v oh = 2.4 v 1.6 2 ns fall time 1 t f1 v oh = 2.4 v, v ol = 0.4 v 1.8 2 ns duty cycle 1 d t1 v t = 1.5 v 45 50 55 % skew 1 t sk1 v t = 1.5 v 222 500 ps t jcyc-cyc v t = 1.5 v 186 500 ps t j1s v t = 1.5 v 52 150 ps t jabs v t = 1.5 v 200 500 ps 1 guaranteed by design, not 100% tested in production. jitter 1
ics9248-50 general layout precautions: 1) use a ground plane on the top layer of the pcb in all areas not used by traces. 2) make all power traces and vias as wide as possible to lower inductance. notes: 1 all clock outputs should have series terminating resistor. not shown in all places to improve readibility of diagram 2 optional emi capacitor should be used on all cpu, sdram, and pci outputs. 3 optional crystal load capacitors are recommended. capacitor values: c1, c2 : crystal load values determined by user all unmarked capacitors are 0.01f ceramic

ics9248-50 ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. ordering information ics9248 y f-50-t designation for tape and reel packaging pattern number (2 or 3 digit number for parts with rom code patterns) package type f=ssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y f - ppp - t min max min max a - 2.00 - .079 a1 0.05 - .002 - a2 1.65 1.85 .065 .073 b 0.22 0.38 .009 .015 c 0.09 0.25 .0035 .010 d e 7.40 8.20 .291 .323 e1 5.00 5.60 .197 .220 e l 0.55 0.95 .022 .037 n 0 8 0 8 variations min max min max 82.70 3.30 .106 .130 14 5.90 6.50 .232 .256 16 5.90 6.50 .232 .256 18 6.90 7.50 .271 .295 20 6.90 7.50 .271 .295 22 7.90 8.50 .311 .335 24 7.90 8.50 .311 .335 28 9.90 10.50 .390 .413 30 9.90 10.50 .390 .413 38 12.30 12.90 .484 .508 mo-150 jedec doc.# 10-0033 6/1/00 rev b n d mm. d (inch) see variations symbol see variations see variations in millimeters common dimensions in inches common dimensions see variations 0.65 basic 0.0256 basic
ics9248-50 ics reserves the right to make changes in the device data identified in this publication without further notice. ics advises its customers to obtain the latest version of all device data to verify that any information being relied upon by the customer is current and accurate. ordering information ics9248 y g-50-t designation for tape and reel packaging pattern number (2 or 3 digit number for parts with rom code patterns) package type g=tssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y g - ppp - t
min max min max a - 1.20 - .047 a1 0.05 0.15 .002 .006 a2 0.80 1.05 .032 .041 b 0.19 0.30 .007 .012 c 0.09 0.20 .0035 .008 d e e1 6.00 6.20 .236 .244 e 0.65 basic 0.0256 basic l 0.45 0.75 .018 .030 n 0 8 0 8 aaa - 0.10 - .004 variations min max min max 28 9.60 9.80 .378 .386 mo-153 jedec doc.# 10-0038 7/6/00 rev b n d mm. d (inch) see variations symbol see variations see variations in millimeters common dimensions in inches common dimensions see variations 8.10 basic 0.319

▲Up To Search▲

Price & Availability of ICS9248YF-PPP-T-LF

	To Download ICS9248YF-PPP-T-LF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .